

Features

- Frequency bands: 315MHz, 433MHz, 868MHz, 915MHz
- Supports OOK/FSK modulation
- Supports 2-wire I²C interface
- Operating voltage range of 2.2V~3.6V
- Programmable OOK symbol rate up to 25ksps
- · Programmable FSK data rate up to 50kbps
- 0.4µA deep sleep mode current with data retention
- TX current consumption @ 433MHz:
- 17mA @ 10dBm POUT (FSK)
- 11mA @ 10dBm POUT (OOK, 50% duty cycle)
- · On-chip VCO and Fractional-N synthesizer with integrated loop filter
- Supports low cost 16MHz crystal
- Supports hardware control mode MCU is not required for radio control
- Integrated 64×1-bit FUSE Data Memory
- · Package type: 8-pin SOP-EP

Abbreviation Notes

TX: RF Transmitter SX: Synthesizer XO: External Crystal PA: Power Amplifier OOK: On-Off Keying FSK: Frequency Shift Keying VCO: Voltage Control Oscillator PLL: Phase Lock Loop MMD: Multi-Mode Divider XTAL: External Crystal

Development Tools

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/rf-chip-parameters-setting-tool

General Description

The WL1601 is a low cost sub-GHz OOK/ FSK transmitter for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It is a highly integrated and low cost solution for one-way transmitters. It only needs a crystal, a few external capacitors and a few PA output matching components on PCB to form a complete RF solution.

The WL1601consists of a highly integrated fractional-N Synthesizer and a Class-E Power Amplifier (PA). As it adopts a fractional-N synthesizer, the users can potentially design their transmitters to operate at a wider frequency range. A class-E PA can deliver up to +13dBm output power. With proper setting through an external MCU, the WL1601 can support OOK and FSK modulation with symbol rate of up to 25ksps and data rate of up to 50kbps, respectively.

То minimize power consumption, the WL1601 provides a data tracking function. After no input data is detected during a preset time which can be adjusted through MCU, the WL1601 will return to the deep sleep mode.

These features can be easily programmed through I²C interface or internal FUSE. With these combined features the WL1601 can provide a power-saving and cost effective solution for a wide range of wireless applications.



Block Diagram



Pin Assignment



Pin Description

Pin No.	Pin Name	Function	Туре	Description			
1	RFOUT	PA_OUT	AO	RF power amplifier output			
2	VSS	PA_GND	PWR	Analog ground			
3	VDD	VDD	PWR	Analog power supply			
4	XOSCIN	Crystal	AI	External crystal input			
		PCLK	I	Clock input			
5		SCL	I	I ² C clock input			
		ICPCK	I	ICP clock input pin			
		DIN	I	RF transmitter data input			
6	DIN/SDA/	SDA	I	I ² C data input			
		ICPDA	I	ICP data input pin			
7	V120	LDO_OUT	PWR	LDO output, must be connected a 0.1µF capacitor			
8	DVDD	VDD	PWR	Digital power supply			
	VSS/EP ^(*)	Ground	PWR	Exposed pad, must be connected to ground			

Note: I: Digital Input

O: Digital Output

AO: Analog Output PWR: Power

*: 1. The VSS/EP pin located at the exposed pad.

2. The backside plate of EP shall be well soldered to ground on PCB, otherwise it will downgrade RF performance.

AI: Analog Input



Absolute Maximum Ratings

Absolute Maximum Ratings	$ESD \ HBM \ \dots \ \pm 2kV$
Supply Voltage V_{ss} -0.3V to V_{ss} +3.6V	Storage Temperature55°C to 150°C
Voltage on I/O pins V_{ss} -0.3V to V_{DD} +0.3V	Operating Temperature40°C to 85°C

*This device is ESD sensitive. HBM (Human Body Mode) is based on the MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those has listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C, V _{DD} =3.3V, f ₂	_{TAL} =16MHz,	OOK/FSK	modulatio	on with	Matching	circuit,
P	AOUT is po	wered by V	/ _{DD} =3.3V, I	unless	otherwise	noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T _{OP}	Operating Temperature		-40	—	85	°C
V _{DD}	Supply Voltage	_	2.2	3.3	3.6	V
T _{FP}	FUSE Programming Temperature		_	25	_	°C
Digital I/	Os					
V _{IH}	High Level Input Voltage	_	$0.7 \times V_{DD}$	_	V _{DD}	V
VIL	Low Level Input Voltage	_	0	_	$0.3 \times V_{DD}$	V
V _{OH}	High Level Output Voltage	I _{он} =-5mA	$0.8 \times V_{DD}$	_	V _{DD}	V
V _{OL}	Low Level Output Voltage	I _{oL} =5mA	0	_	$0.2 \times V_{DD}$	V
Current	Consumption					
I _{Sleep}	Deep Sleep Mode Current Consumption	_	—	_	0.4	μA
I _{Standby}	Idle Mode Current Consumption	XTAL on, PA off, Synthesizer on	_	6.5	—	mA
H		P _{RF} =0dBm	—	11	—	
	Align Data Current Consumption	P _{RF} =10dBm		19		mA
		P _{RF} =13dBm	—	24	—	
		P _{RF} =0dBm	—	11	—	
	High Data Current Consumption	P _{RF} =10dBm	—	17	—	mA
		P _{RF} =13dBm	—	24	—	
ITX		P _{RF} =0dBm		11		
	High Data Current Consumption	P _{RF} =10dBm	—	19	—	mA
		P _{RF} =13dBm		24		
		P _{RF} =0dBm	—	12	—	
	High Data Current Consumption	P _{RF} =10dBm	—	20	—	mA
		P _{RF} =13dBm — 25				
Pull-hig	n Resistance					
R _{PH}	Pull-high Resistance for I/O Ports	3.3V	_	33	_	kΩ



A.C. Characteristics

RF Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Transmitt	er Characteristics					
		315MHz band	_	315		
		433MHz band	_	433.92	_	
t _{RF}	RF Frequency Band	868MHz band	_	868.35		MHz
		915MHz band	_	915	_	
SR	Symbol Rate	OOK modulation	0.5	_	25	ksps
DR	Data Rate	FSK modulation (@f _{DEV} =12.5kHz)	0.5	_	50	kbps
_		433MHz band	0	_	13	
P _{RF}	RF Transmit Output Power	868MHz band	0	_	13	dBm
t _{st}	RF Transmit Settling Time	Standby mode to Transmit mode	_	370	_	μs
EROOK	OOK Extinction Ratio	OOK modulation depth	_	70	_	dB
f _{DEV}	Frequency Deviation	FSK modulation @ f _{xtal} =16MHz	2	_	100	kHz
	Output Blanking	From Deep Sleep to Transmit mode	_	_	1	Ms
	One Shot Delay Time	OOK/FSK	4	_	32	ms
		f < 1GHz	_	_	-36	
		47MHz < f < 74MHz				dBm
S.E. _{TX}	TX Output Englisher (D. 40-10-1)	87.5MHz < f < 118MHz			54	
	TX Spurious Emission (P _{RF} =10dBm)	174MHz < f < 230MHz	_	_	-54	
		470MHz < f < 862MHz				
		2 nd , 3 rd Harmonic	_	_	-30	
LO Charao	cteristics					
		315MHz band	290	_	335	
f _{LO}	RF Frequency Coverage Range	433MHz band	415	_	490	MHz
		868MHz band	830	_	960	
f _{step}	LO Frequency Resolution	_	_	_	1	kHz
		@ 100kHz offset	—	-76	_	
	433MINZ Phase Noise	@ 1MHz offset	—	-104	—	dBc/
	SERNHZ Dhase Noise	@ 100kHz offset	—	-70	—	Hz
		@ 1MHz offset	—	-100	—	
Crystal O	scillator					
f _{XTAL}	XTAL Frequency	_		16	—	MHz
ESR	XTAL Equivalent Series Resistance		—	_	100	Ω
CLOAD	XTAL Capacitor Load	—	_	16		pF
TOL (Note)	XTAL Tolerance		-20	—	+20	ppm
t		49US	_		1	ms
'SU		3225SMD		3	1	ms

Ta=25°C, V_{DD}=3.3V, f_{XTAL}=16MHz, OOK/FSK modulation with Matching circuit, PAOUT is powered by V_{DD}=3.3V, unless otherwise noted.

Note: This is the total tolerance including (1) Initial tolerance (2) Crystal loading (3) Aging and (4) Temperature dependence.

The acceptable crystal tolerance depends on RF frequency and channel spacing/band width.



I²C Characteristics

[1a40	0.303 0
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I ² C Chara	cteristics					
f _{scl}	Serial Clock Frequency	_	-	—	1	MHz
t _{BUF}	Bus Free Time between Stop and Start Condition	SCL=1MHz	250	-	_	ns
t _{LOW}	SCL Low Time	SCL=1MHz	500	_	_	ns
t _{HIGH}	SCL High Time	SCL=1MHz	500	_	_	ns
t _{su(DAT)}	Data Setup Time	SCL=1MHz	100	-	_	ns
t _{su(STA)}	Start Condition Setup Time	SCL=1MHz	250	—	—	ns
t _{su(STO)}	Stop Condition Setup Time	SCL=1MHz	250	-	_	ns
t _{h(DAT)}	Data Hold Time	SCL=1MHz	100	—	_	ns
t _{h(STA)}	Start Condition Hold Time	SCL=1MHz	250	_	_	ns
t _{r(SCL)}	Rise Time of SCL Signal	SCL=1MHz	_	_	100	ns
t _{f(SCL)}	Fall Time of SCL Signal	SCL=1MHz	_	_	100	ns
t _{r(SDA)}	Rise Time of SDA Signal	SCL=1MHz	-	_	100	ns
t _{f(SDA)}	Fall Time of SDA Signal	SCL=1MHz	_	_	100	ns

Power on Reset Electrical Characteristics

Ta=-40°C~85°C, Ta=25°C Typical

Symbol	Parameter		est Conditions	Min	Turn	Max	Ilmit
			Conditions		тур.	wax.	Unit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_		—	—	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset	—		0.035	—	_	V/ms
t _{POR}	Minimum Time for $V_{\mbox{\tiny DD}}$ Stays at $V_{\mbox{\tiny POR}}$ to Ensure Power-on Reset		_	1	_	_	ms





Functional Description

The WL1601 is a low cost sub-GHz OOK/ FSK transmitter for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It consists of a highly integrated fractional-N Synthesizer and a Class-E Power Amplifier (PA).

The RF frequency is generated by a fully integrated fractional-N Synthesizer which includes RF VCO, loop filter and Digital controlled XO (DCXO). A fractional-N synthesizer allows users to extend their applications to a wider frequency range with the same XO.

The transmit session is a VCO direct modulation architecture. Different from the conventional directup conversion transmitter, the FSK modulation signal is fed into the VCO directly to take advantage of fractional-N synthesizer. As a result, both layout area and current consumption are much smaller. The modulated signal, generated by VCO, is fed into a Class-E PA and the maximum output power can be up to +13dBm.

For OOK modulation applications, the WL1601 pro-vides an optimized PA ramping up and down feature to avoid the power spreading in the frequency do-main.

Solution Overview

The WL1601 provides a 64×1-bit FUSE data memory, similar to One-time Programming (OTP) Non-volatile Memory.

If the FUSE is un-programmed, which can be detected by checking the EFPGM bit in the CFG7 register, the user should connect the device to an MCU and setup the relevant RF registers configuration in the I^2C Mode using an I^2C interface. However, the registers will be reset to their initial state when the device is powered off.

For devices with programmed FUSE, users can implement a complete and versatile RF transmitter system to work together with an external MCU or Encoder. The corresponding application solutions are shown as below. Note that when EFPGM bit is low the device can only be connected to an external MCU.

If the device is connected with an Encoder, the FUSE data will be automatically copied to the corresponding registers. After a delay time, the encoder can send data to the device through the DIN pin and thus start a transmission sequence.

If the device is connected to an MCU, the same function aforementioned can also be implemented. The difference is that the MCU can configure the frequency, power and other parameters by setting the relevant registers using an I^2C interface when operating in the I^2C Mode.





State Control

modes. Power On State Power off Power off After power up VDI (Insert the battery) After power up VDD up VDD (Insert the battery Check EFPGM=1 Ch EFPGM=1 Normal Mode No Normal Mode Copy fuse Copy fuse ata to regis No Data to regis I²C Mode POF POR Deep Sleep Deep Sleep Copy finish Procedu Copy Finis {DIN keep High & PCLK Low(>16µs) DIN L→H Detect High edge} or DINL →H I²C time out(20ms) or PCLK H→L or PCLK H→L I²C Mode Transmitting Transmitting TOFF[3:0]=F TOFF[3:0]=F or DIN=H DIN keep High PCLK Low(>16µs) 4~32ms Timer 4~32ms Timer DIN H→L DIN H→L time times up up Detect High edge DIN ۰H Timer O (Sta (Star dby) State Machine when Connected with Encoder State Machine when Connected with MCU

The WL1601 has integrated state machines that control the state transition between

Power On State

After power-on, if the EFPGM bit state is high, the FUSE data will be automatically copied to the corresponding registers. When completed the device will enter the Deep Sleep Mode after a delay time. Note that the device will directly enter the Deep Sleep Mode after a delay time if the EFPGM bit is low.

Normal Mode

After a power-on reset operation, the device enters the Deep Sleep Mode. Data will be transmitted if the DIN pin is pulled high or the pulse on the PCLK pin changes from high to low. When data transmission is finished and the DIN pin state changes from high to low, the device will enter the Standby state and the Timer, whose timeout period is determined by DLY_ TOFF bits in the CFG1 register, will turn on and start to count. The device will return to the Deep Sleep Mode when the Timer overflows. However, it should be noted that when the DLY_TOFF[3:0] bit value is "1111", the device will start to transmit again without entering the Deep Sleep Mode once the DIN pin state changes from low to high.





I²C Mode

If the device is connected to an external MCU, then the I²C mode can be used. When the SCL line (Pin 5) is pulled low for more than 16µs (t_{ENI2C}), the device will enter the I²C Mode from the Normal Mode, during which the external control register can configure the special function registers in the device using I²C commands. When the device receives a correct I²C STOP signal followed by the SCL line being pulled low for more than 16µs, the device will return to the Normal Mode.

In the I²C Mode, the MCU can configure the internal relevant registers using I²C serial programming. The transmitter only supports the I²C format for byte write, page write, byte read and page read format. The transmission procedure is shown as below.

It should be noted that the $I^2 C$ is a non-standard $I^2 C$ interface, which only supports a single device for connection.

Symbol definition:

- S: Start symbol
- RS: Repeat Start
- P: Stop symbol
- DADDR[6:0]: device address, 21h
- R/W: read write select, R(0): write, (1): read
- RADDR[7:0]: register address
- ACK: A(0):ACK, NA(1):NAK
- Bus Direction: host to device: device to host:









Programming Methodology

The device programming interface should utilise an adaptor with an integrated 16MHz crystal.

Program Function	Pin Name	Pin Description
ICPCK	PCLK (Pin5)	ICP clock
ICPDA	DIN (Pin)	ICP Data/Address
VDD	VDD (Pin3) DVDD (Pin8)	Power supply
VSS, EP	VSS (Pin2), Exposed-Pad	Ground
XTAL IN (Adaptor)	XOSCIN (Pin4)	IC system clock

When programming, the device needs to be located on a Socket with a 16MHz crystal connected between Pin XOSCIN and ground. Holtek provides an e-link or e-WriterPro tool for communication with the PC. Between the e-link and the device there are four interconnecting lines, namely VDD, VSS, PCLK and DIN pins.





Rev. 1.80



Register Map

When connected to an external MCU, the device can be setup and operated using a series of internal registers. Device commands and data are written to and read from the device using its internal l^2C bus. This list provides a summary of all internal registers. Their detailed operation is described under their relevant section in the functional description.

Addross	Register	Bit								
Audress	Name	7	6	5	4	3	2	1	0	
00h	CFG0	Setting0					XO_TRIM[5:0]			
01h	CFG1	DLY_TOFF[3:0] Setting1								
02h	CFG2	FDEV[7:0]								
03h	CFG3	FSK_SEL Setting2					T	XPWR[3:0]		
04h	CFG4		D_N	[5:0]				BAND_	SEL[1:0]	
05h	CFG5		D_K[11:4]							
06h	CFG6	D_K[19:12]								
07h	CFG7	EFPGM				Setting	13			

If the Fuse is un-programmed, the WL1601 device will have a default state described in the following,

determined by register initial values.

Modulation Mode: OOK

Operating Frequency: 433.92MHz

TX Output Power: 10dBm

XTAL Capacitor Load: 16.651pF

Power Off Delay Time: 32ms

CFG0: Configuration Control Register 0

Address	Bit	7	6	5	4	3	2	1	0	
	Name	Setti		XO_TRIM[5:0]						
00h	R/W	R/W	R/W	R/W						
	Initial Value	1	0	1	0	0	0	0	0	

Bit 7~6 **Setting0**: Must be [0b10]

Bit 5~0 XO_TRIM[5:0]: Trim value of the internal capacitor array for different crystal C_{LOAD}



Based on XO fabricated by YOKETAN corporation.

49US 16MHz XO w/ 16pF Cload: The default setting is 1B. Within \pm 40ppm frequency error, 1 trim code shift -2.88ppm.

3225SMD 16MHz XO w/ 16pF Cload: The default setting is 28. Within \pm 20ppm frequency error, 1 trim code shift -0.37ppm.



CFG1: Configuration Control Register 1

Address	Bit	7	6	5	4	3	2	1	0
	Name		DLY_TC	DFF[3:0]		Setting1			
01h	R/W		R/	W		R/W			
01h	Initial Value	1	1	1	0	0	0	0	1

Bit 7~4 DLY_TOFF[3:0]: Transmitter Auto Power Off Delay Time

 $t = 2ms \times (DLY_TOFF[3:0]+2) \\ 0000: 4ms \\ 0001: 6ms \\ 0010: 8ms \\ .$

1110: 32ms

1111: Infinite – Never enter the Deep Sleep Mode

Bit 3~0 Setting1: Must be [0b0001]



CFG2: Configuration Control Register 2

Address	Bit	7	6	5	4	3	2	1	0			
02h	Name		FDEV[7:0]									
	R/W		R/W									
	Initial Value	0	1	1	0	0	1	1	0			

Bit 7~0 FDEV[7:0]: Frequency deviation for FSK

External Crystal = 16MHz, FDEV = ($f_{DEV} \times 2^{15}$ /Fxtal); f_{XTAL} = 16MHz Examples are as follows:

Default FDEV[7:0] = $01100110 \rightarrow \text{Decimal } 102$

External Crystal = 16MHz

 f_{DEV} (Frequency deviation) = $f_{DEV} \times (16M/2^{15})$

 f_{DEV} (Frequency deviation) = 102×(16M/32768)=49.8kHz

CFG3: Configuration Control Register 3

Address	Bit	7	6	5	4	3	2	1	0	
	Name	FSK_SEL	Setting2			TXPWR[3:0]				
03h	R/W	R/W		R/W			R/	W		
	Initial Value	0	1	0	0	1	0	0	0	

Bit 7 FSK_SEL: FSK Mode Enable 0: OOK

1: FSK

- Bit 6~4 Setting 2: Must be [0b100]
- Bit 3~0 **TXPWR[3:0]**: RF Output Power

The device has several output power values which are 0, 5, 10, and 13dBm.

TXPWR[3:0]	RF Output Power	TXPWR[3:0]	RF Output Power Fine Tune Level
<u>00</u> 00	0dBm	XX <u>00</u>	0
<u>01</u> 00	5dBm	XX <u>01</u>	1
<u>10</u> 00	10dBm	XX <u>10</u>	2
<u>11</u> 00	13dBm	XX <u>11</u>	3

Note that the adjust range: Level 3 > Level 2 > Level 1 > Level 0.

Note: Output power level could vary due to different matching components and placement on the PCB. The matching variation could significantly impact the output power level below +5dBm setting.

CFG4: Configuration Control Register 4

Address	Bit	7	6	5	4	3	2	1	0
	Name D_N[5:0]							BAND_	SEL[1:0]
04h	R/W			R/	W			R/	W/W
	Initial Value	0	1	0	1	1	0	0	1

Bit 7~2 **D_N[5:0]**: Integer of dividend for MMD

Bit 1~0 BAND_SEL[1:0]: Band Frequency Coarse Control

BAND_SEL	Frequency
00	315MHz
01	433MHz
10	868MHz
11	915MHz

Note that the BAND_SEL only select an approximate frequency range while the exact frequency value is determined by the D_N and D_K bit fields.



CFG5: Configuration Control Register 5

Address	Bit	7	6	5	4	3	2	1	0				
	Name		D_K[11:4]										
05h	R/W		R/W										
	Initial Value	0	1	1	1	0	0	0	0				

CFG6: Configuration Control Register 6

Address	Bit	7	6	5	4	3	2	1	0			
	Name		D_K[19:12]									
06h	R/W		R/W									
	Initial Value	0	0	1	1	1	1	0	1			

D_K[19:4]: 16-bit Fractional of dividend for MMD

- D_N&D_K example.
- X'TAL=16MHz and TX band =433MHz
- 1. D_N \rightarrow (433M×Divider)/16M=54.125
- Take the integer part \rightarrow D_N=54-32=22 \rightarrow 010110
- 2. D K \rightarrow (433M×Divider)/16M=54.125

Take the fractional part \rightarrow D_K=0.125×2²⁰=131072 \rightarrow 0010-0000-0000-0000

3. The example frequency can be referred in the following table.

Band_SEL	Frequency	Divider	X'TAL	D_N[5:0]	D_K[19:4]
315MHz	315MHz	2	16MHz	000111	0110-0000-0000-0000
433MHz	433MHz	2	16MHz	010110	0010-0000-0000-0000
433MHz	433.92MHz	2	16MHz	010110	0011-1101-0111-0000
868MHz	868MHz	1	16MHz	010110	0100-0000-0000-0000
915MHz	915MHz	1	16MHz	011001	0011-0000-0000-0000

CFG7: Configuration Control Register 7

Address	Bit	7	6	5	4	3	2	1	0			
07h	Name	EFPGM		Setting3								
	R/W	R				R/W						
	Initial Value	0	1	0	0	1	0	1	1			

Bit 7 **EFPGM**: Fuse programmed, read only for I²C

0: FUSE is not programmed - FUSE data is not mapped to the configuration register

1: FUSE is programmed - FUSE data is mapped to the configuration register

Bit 6~0 Setting3: Must be [0b1001011]



Application Circuits

433MHz Application Example



Evaluation Board Circuit





Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/</u> <u>Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

₹^H

8-pin SOP-EP (150mil) Outline Dimensions



Cumb al	Dimensions in inch							
Symbol	Min.	Nom.	Max.					
A	_	0.236 BSC	_					
В	—	0.154 BSC	—					
С	0.012	_	0.020					
C'	—	0.193 BSC	—					
D	_	_	0.069					
D1	0.076	_	0.090					
E	—	0.050 BSC	—					
E2	0.076	_	0.090					
F	0.000	—	0.006					
G	0.016	_	0.050					
Н	0.004	_	0.010					
α	0°		8°					

Cumple al	Dimensions in mm						
Symbol	Min.	Nom.	Max.				
A	_	6.00 BSC	—				
В	—	3.90 BSC	—				
С	0.31	—	0.51				
C'	—	4.90 BSC	_				
D	_	_	1.75				
D1	1.94	—	2.29				
E	—	1.27 BSC	—				
E2	1.94	_	2.29				
F	0.00	—	0.15				
G	0.40	_	1.27				
Н	0.10	_	0.25				
α	0°	_	8°				

Note: For this package type, refer to the package information provided here, which will not be updated by the Holtek website.